The function level evolvable hardware approach to synthesize the combinational multiple-valued and binary logic functions is proposed in rst time. The new representation of logic gate in extrinsic EHW allows us to describe behaviour of any multi-input multi-output logic function. The circuit is represented in the form of connections and functionalities of a rectangular array of building blocks. Each building block can implement primitive logic function or any multi-input multioutput logic function de ned in advance. The method has been tested on evolving logic circuits using half adder, full adder and multiplier. The e ectiveness of this approach is investigated for multiple-valued and binary arithmetical functions. For these functions either method appears to be much more e cient than similar approach with two-input one-output cell representation.
Introduction
Evolvable Hardware (EHW) is technique to synthesize electronic circuits using genetic algorithms. The search for an electronic circuits realization of a desired transfer characteristic can be made in software as in extrinsic evolution, or in hardware as in intrinsic evolution. In extrinsic evolution the entire evolution process is implemented in the software simulator based on a model of the implementation technology. In intrinsic evolution the hardware actively participate in evolution process 1].
In the context of electronic synthesis the con guration of evolved circuit as well as connecting elements inside circuit is represented by chromosome. Any genetic operators are applied to the chromosome and obtained new circuits are compared with target logic function. The process in usually ended after a given number of generation or when the closeness to the target response has been reached. If connecting element is represented by primitive logic function, a gatelevel EHW approach is applied. In the function-level EHW approach, high level hardware functions such as adders, multipliers, etc. rather than simple logic functions are used as primitive functions in evolution 2], 3]. Therefore the building 1 To appear in R. Poli, W. Banzhaf, editors, Proc. of the 3rd European Conference on Genetic Programming, EuroGP2000, Edinburgh, UK, Springer-Verlag, Spring 2000.
block implements the multi-input one-output or multi-input multi-output logic function.
A variety of extrinsic EHW methods have been used to synthesise digital circuits (Table 1) . In most cases primitive functions or multiplexers have been considered as connecting elements. In our work we use multi-input multi-output logic functions to de ne the behaviour of connecting elements. Cartesian GP Multi-valued logic design. VGA -an variable-length chromosome GA; GP -Genetic Programming f(n; m; r) is an n-input m-output r-valued logic function; fm(3; 1; 2) is an logic function described the behaviour of multiplexer; F1 de nes the correctness of outputs of logic circuit evolved; F2 is the minimal number of logic cells used; F3 is the correctness of input combinations; F4 is an error based tness.
The proposed method is an extension of EHW approach applied for binary circuit design 7] and multi-valued logic (MVL) functions 8]. Some aspects of this approach have been investigated in the past. Thus, it has been found that functional set of logic gates 14] as well as circuit layout and connectivity restrictions 8] in uence on the GA performance. Some attempts to evolve circuit layout together with circuit functionality have been reported in 11] . A dynamic tness function has been proposed in 11] , that allow us to evolve functional complete circuit with minimal number of logic gates employed.
In this paper we proposed to use multi-input multi-output logic functions as logic cell (so called building block) in an extrinsic evolvable hardware approach. We limit our focus to binary and multi-valued combinational logic circuit design problems. We introduce the new chromosome representation, that allows us to evolve logic circuits using high-level logic functions. A number of binary and multi-valued circuit structures evolved are discussed. The experimental results show us that the proposed method performs better than one earlier reported in case if the suitable functional set of logic gates is chosen.
A Problem Statement
Any design problem can be represented as follows. Let C 1 and C 2 be the sets of values and let X = fx 0 ; x 1 ; ; x n?1 g be an input vector of n variables, where x k takes on values from C 1 . Let Y = fy 0 ; y 1 ; ; y m?1 g be an output vector of m variables, where y k 2 C 2 . Let G be the set of primitive operations over values from sets C 1 and C 2 . The cardinality of X de nes the number of members of X and denoted as jXj. Then, jXj = n. Let f be the function such that F : C n 1 ?! C m 2 . Let function F be represented as a matrix mapping denoted as X ! Y , where X is a (k n) matrix of all the given inputs and k is the number of input combinations, and Y is a (k m) matrix of the corresponding m outputs.
Then the synthesis of function can be stated as follows. Design a sequence of operations that accomplishes the mapping X ! Y . This mapping is achieved by applying a sequence of primitive or complex operations. This statement of design problem can be applied to any type of functions. We will consider the logic design of binary and multi-valued logic functions.
Binary circuit design: Let B = f0; 1g be the set of binary logic values.
Then the design of binary circuits can be represented by the equations given above, if C 1 = B , C 2 = B .
Multi-valued circuit design: Let R = f0; 1; ; r ? 1g be the set of rvalued logic values. Then the multi-valued circuit design can be described by the equations given above, if C 1 = R and C 2 = R. The primitive two-input multi-valued logic operators are de ned as follows:
NOT : !x 1 = x 1 = (r ? 1) 
Encoding
A combinational logic circuit is represented as a rectangular array of building blocks (Fig. 2) . Each building block is uncommitted and can be removed from the actual circuit design if they prove to be redundant. The building block can implement any primary logic operation or multi-input multi-output logic function de ned in advance. The inputs to any building block in the combinational network may be the primary inputs or any outputs of building blocks which are in columns to the left of the building block in question. The circuit inputs of building block is de ned by real number. In the work reported we consider evolving binary and MVL functions. Table 2 shows the set of both binary and MVL functions employed in evolution. The chromosome is represented by a 3-level structure: 1) Circuit layout structure; 2) Circuit structure; 3) Building block structure.
Circuit layout structure: At the rst level the global characteristics of the circuit are de ned. These are connectivity parameter N connect , the number of rows N r and columns N c . Note that these parameters are allowed to be variable, but in this paper we consider that the circuit layout is de ned in advance and it is not allowed to be changed during evolution process.
Circuit structure: At the second level the array of building blocks B i is created and the circuit outputs O = fo 0 ; o 1 ; ; o m g are determined. Building block structure: Finally, the third level represents the structure of each building block in the network N. This data consists of the functional gene b 0 , the type of inputs b 1 , the number of outputs b 2 and inputs b 3 and the input connections i h , (Fig. 2, Fig. 3(a) ) . In this work the gene b 1 
If multi-input multi-output logic functions de ned in advance is employed, then the number of inputs and outputs in building block are xed and can not be changed. For example, the binary two-bit full adder has 5 inputs and 3 outputs. 
Fitness Function
Our goal is to produce a fully functional design and minimize the number of building blocks actually used in circuit. A fully functional design produces the expected behavior stated by its truth B j is uncommitted building block. (2) where N p j is the minimum number of primitive logic cells required to implement the logic function described behaviour of building block B j .
We consider the building block B j as a sub-circuit with the structure that is not allowed to be changed. So, the cost of building block does not take into account whatever all outputs of building block has been involved or not. For example, let the two-bit multiplier be represented as building block B j and the rst digit of this two-bit multiplier be only involved in circuit N. The cost of twobit multiplier is 7 7] . Despite the rst digit of two-bit multiplier is implemented using only one primitive logic gate, the cost of building block B j is 7. Members of the population with changed genotype have their tness calculated.
Evolutionary algorithm
The circuit evolution has been performed using a rudimentary (1 + ) evolutionary strategy (ES) with uniform mutation 19]. In this case a population of random chromosomes is generated and the ttest chromosome is selected. The new population is then lled with mutated versions of this.
Initialisation: The initial population is generated randomly. During initialisation of cell inputs and circuit outputs is performed in accordance with the levels-back constraint and the type of variables which are able to be present throughout all circuit. Thus if the logic constants are allowed as input connections throughout the circuit, then during initialisation procedure the inputs of gates can be chosen from the set of inputs constrained by levels-back or from the set of logical constants. The same procedure is true for the primary and inverted primary inputs.
Mutation: The circuit mutation allows us to change the following three features of the circuit: (1) Cell input; (2) Cell type; (4) Circuit output. Each of these parameters is considered as an elementary unit of the genotype. Cell type is de ned by the functional gene and the functionality gene. The mutation rate de nes how many genes in the population are involved in mutation. The chromosome contains 4 di erent types of genes, whose number is :
where N outputs is the number of outputs in the circuit, N i gates is the number of gates in the i-th chromosome, is the population size.
Experimental Results
In this section we will consider some experimental results obtained for functionand gate-level EHW. Two applications to EHW approach has been examined: 1) Binary arithmetic circuit design; 2) Multi-valued arithmetic circuit design. For the purposes of this paper, 5 examples were chosen to illustrate our approach The performance of function-and gate-level EHW approaches has been compared. The initial data for the experiments is given in Table 3 . Two-bit full adder, add2c.pla. One of the principles used by human to construct larger adders is known as the ripple-carry principle. The block diagram for a two bit adder is shown in Fig. 5(a) . Each of the blocks in Fig. 5 (a) are identical to one-bit full adder. The two bit full adder evolved using one-bit full adder is produced by connecting the two smaller adders in a con guration identical to that shown in Fig. 5(a) . This structure has been appeared in the most circuit designs (approximately 70 % of all fully functional designs) evolved using one-bit full adder as a building block. This demonstrates that the ES nds principles of the ripple-carry adder. The circuit shown in Fig. 5 (b) has been evolved using one-bit full adder and two-bit multiplier as building blocks. This circuit requires 18 logic cells. Note that only third output of two bit multiplier is used. This shows that there is not necessary that all outputs of multi-input multi-output building blocks can be exploited in the circuit. Three-bit multiplier, mult3.pla. It is more important to point out that this solution has been evolved after 3,000,000 generations, whereas in case of using the function-level EHW the fully functional solution has been evolved after 100,000 generations. In this particular example the evolution process has been improved in 30 times. It shows that using function-level EHW allows us to improve the ES performance.
The most e cient evolved 3-bit multiplier at function level is shown in Fig.  6 . This circuit requires 32 gates. The cost of this circuit has been calculated regardless the outputs used in two-bit multiplier building blocks. Note that the second output of multipliers 1 and 2 is not used. This output requires 4 logic gates to be implemented. Only one logic gate is used to implement another output of two-bit multiplier ( 21] ). This means that 3 logic gates are employed to implement the second output and are not used in implementation of other circuit outputs. Therefore, the circuit shown in Fig. 6 requires 26 primitive logic gates (32-2*3=26), such as AND, OR and NOT. Therefore we can conclude that this is the most e cient circuit structure evolved using both gate and function level EHW. One-digit 3-valued full adder, add3 3c.pla. Evolving a fully functional 3-valued one-digit adder using a circuit layout of 10 columns and 1 row with connectivity parameter equaled 10 proved to be relatively easy and the designs shown in Fig. 7 were obtained. The circuit shown in Fig. 7 (a) contains only 3 building blocks. Note that the optimal implementation of half adder contains 4 primitive logic cells 8]. Therefore the circuit in question requires 9 primitive logic cells. It is interesting to note that in this structure all outputs of half adder have been used actively. In case when the MAX gate is not allowed to be involved in evolution, the circuit structure shown in Fig. 7 (b) has been evolved. This structure contains 4 building blocks and requires 10 primitive logic cells. Note that both structures mentioned above use all outputs of half adder. The 1.5-digit Multiplier, mult3 3.pla. An 1.5-digit multiplier multiplies the r -valued numbers (A 1 A 0 ) by B 0 to produce the two-digit r -valued number (P 1 P 0 ), where A 1 , B 0 and P 1 are the most signi cant digits. Thus this is a circuit with 3 inputs and 2 outputs and it requires 27 input and output conditions for full speci cation in case of 3-valued logic. An example of circuit structures evolved using proposed method are shown in Fig. 8 . It is interesting to note that in case of circuit shown in Fig. 8(a) ES uses the outputs of half adder and onedigit multiplier as sub-functions and some of its outputs are not in use. Thus the rst output of 3-valued 1-digit multiplier labeled as 6 does not employed. At the same time all outputs of half adder are used. The circuit contains 7 building blocks and involves 12 primitive logic cells. Note that the most e cient 1-digit multiplier evolved requires 3 primitive logic cells. Fig. 8(b) shows the circuit evolved using only half adder. This circuit requires 6 building blocks and 12 primitive logic cells. Note that the implementation of digit P 1 is the same for both cases. It is interesting to note that the circuit evolved with half adder and one-digit multiplier requires less number of primitive logic cells then the alternative logic function evolved using only half adder. The circuits shown in Fig. 8 can not be obtained using the rules of standard multiplication process. Binary circuit design In this section we will discuss some experimental results obtained for two-bit full adder (add2c.pla), two-(mult2.pla) and three-bit multipliers mult3.pla evolved at gate and function level EHW. The ES performs the xed number of generations for both approaches. The functional set of logic gates for gate-level EHW is a subset of fAND, OR, EXOR, NOTg. Note that using functional set of NOT, AND, OR, EXOR(i.e. 2-7-8-9 according to encoding Half bit adder, one-bit full multiplier, two-bit multiplier together with primitive logic gates have been used at function-level EHW. The experimental results obtained using initial data shown in Table 3 are summarized in Table 4 . The number of fully functional solutions evolved at function-level EHW is shown in bold (4). Let us consider how ES performs at gate-and function-level EHW during evolution of two-bit multiplier (4) . Analysing these data we can conclude that in terms of the number of active primitive logic gates used in circuit, the gateand function-level EHW perform better. Thus, the average number of active logic gates (av.100F2) in fully functional circuits evolved at gate-level is 7.14 and at function-level is 8 or more. In terms of the number of fully functional circuits evolved during 100 ES runs, both methods perform nearly the same: 31-37 fully functional designs have been evolved during 100 ES runs. Considering ES performance for three-bit multiplier carried out at gate-and function-level we can conclude that the function-level EHW executes much better. Thus during evolution at gate level the average functionality of evolved circuits is 95.5686 and at function level it has been signi cantly increased to 99.5734. No fully functional solutions have been evolved for three-bit multiplier at gate-level EHW. Some functional solutions has been found using function-level EHW. Comparing function-and gate-level EHW used to evolve two-bit full adder, we nd that the number of fully functional designs obtained at function-level EHW has been signi cantly improved in comparison with the similar EHW performed at gatelevel. The average functionality tness function is higher for function-level EHW rather then for gate-level EHW.
Note that in all cases mentioned above the average best functionality tness functions (av.F1) for tested logic functions we can conclude that the best functionality tness function is lower in case when the gate-level EHW has been applied. Analysing the average number of active primitive logic gates in best fully functional chromosomes (av.100F2), we nd that there is no signi cant difference between function-and gate-level EHW in case when three-bit multiplier and two-bit full adder have bit evolved. Note that in case of evolving the two-bit multiplier, the ES at gate-level performs better in terms of the number of active primitive logic gates in circuit. Thus, we can conclude that function-level EHW performs better then gate-level EHW in terms of the number of fully functional binary circuits evolved when the suitable functional set of logic gates has been chosen.
Multi-valued circuit design. The similar experimental results have been carried out for 3-valued one-digit full adder (add3 3.pla) and 3-valued 1.5 digit multiplier (mult3 3.pla).
Let us consider 3-valued one-digit full adder. Three di erent functional sets of primitive logic gates have been employed during gate-level EHW execution. At function-level EHW, the 3-valued half adder has been added to these functional sets. In all cases the function-level EHW method performs better. Thus, when we use functional set of fCOMPLEMENT, MIN, MAX, TSUM, TPRODUCTg no fully functional solutions have been evolved. Adding only half digit adder in functional set improves the GA performance in 77 times. The same conclusion we can made about other functional sets of logic gates used. Three di erent functional sets of primitive logic gates have been used at gate-level EHW. Half adder and one-digit multiplier have been added to functional set of logic gates at function-level EHW. Analysis of 1.5 digit multiplier allows us to make the conclusion that the function-level EHW performs better in term of the number of fully functional circuits evolved. Note that no fully functional designs have been evolved at gate-level. This number has been signi cantly increased when function-level evolution has been applied.
Thus, we can conclude that the function-level EHW approach applied to multi-valued logic design performs better then the similar approach implemented at gate-level if the suitable functional set of logic cells has been chosen.
Conclusion
We have introduced a new representation of logic cell in extrinsic EHW. This representation allows us to evolve circuits at function-level evolvable hardware. WE showed that this approach can be applied to synthesize both multiple-valued and binary logic functions. The advantage of proposed method is that it does not restricted by the radix of logic or the set of logic cells (functions) chosen to describe the behaviour of building blocks.
We have compared the ES performance for function-and gate-level EHW methods applied to design binary and multi-valued logic circuits. The obtained results show that the function-level EHW performs better in terms of the number of fully functional solutions evolved. Also it has been shown that the most e cient 3-bit multiplier evolved at function level evolution contains 26 primitive logic gates. This design less the number of active primitive logic gates then the similar conventional one. Also it has been shown that the evolved design contains less the number of primitive logic gates such as NOT,AND, EXOR and OR then the similar most e cient design evolved at gate level 20] . The experimental results show that the proposed chromosome representation allows us easier to evolve arithmetic MVL functions if the appropriate set of standard logic functions has been chosen.
The future work can be focused on the using multi-input multi-output automatically de ned logic functions as a building blocks in proposed method as well as attempts to evolve logic functions of large number of variables.
